Functional Test-Sequence Grading at Register-Transfer Level
نویسندگان
چکیده
منابع مشابه
DECIDER: Test and Verification at the Register-Transfer Level
DECIDER is a tool for test and verification at RTL VHDL. It combines hierarchical and functional fault models reaching high fault coverages for sequential designs and it supports commercial CAD flows.
متن کاملTest Pattern Generators for Distributed and Embedded Built-in Self-Test at Register Transfer Level
Register Transfer Level Vladimir Vorisek Institute of Informatics, Slovak Academy of Sciences [email protected] Abstract The poster presents Ph.D. thesis in the area of Test Pattern Generators (TPGs) for application in distributed and embedded Built-In Self-Test (BIST). The goal of this work is to develop a general scheme of designing built-in TPGs for basic arithmetic elements such as adders...
متن کاملA Practical Scan Optimization Algorithm at the Register Transfer Level
Scan insertion at the RTL level holds great promises. While previous attempts at RTL-scan have not been convincing, a novel mathematical approach for one-pass scan chain stitching at RTL is proposed.
متن کاملFunctional Constraint Extraction at Register Transfer Level for ATPG to Improve Verification in terms of Coverage
---------------------------------------------------------------------***--------------------------------------------------------------------Abstract The gate level techniques are used in simulation to identify ISE’s and also these techniques are implemented based on Sequential Automatic Test Pattern Generation (ATPG). But now a day’s IC’s are very complex so by using above gate level method, it...
متن کاملDesign for Veri cation at the Register Transfer Level
In this paper we introduce a novel concept that can be used for augmenting simulation based veri cation at the Register Transfer Level (RTL). In this technique the designer of an RTL circuit introduces some well understood extra behavior (through some extra circuitry) into the circuit under veri cation. This can be termed as design for veri cation. During RTL simulation this extra behavior is u...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2012
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2011.2163651